|
|
 |
| Авторизация |
|
|
|
| Поиск по указателям |
|
|
|
|
|
|
|
 |
|
|
|
| Yovits M. — Advances in Computers.Volume 26. |
|
|
|
| Предметный указатель |
Chang, C.A. 17 43
Chang, H.Y. 258 259 278
Charniak, E. 43
Cheatham, T.E. 386 389
Checkers programs 39
Checkpoint 224
Checkpointing 270
Chemical analysis 288—289
Chemical etching 285
Chemical-vapor deposition (CVD) 285
Chen, I.-N. 150
Chen, L. 224 278
Chen, P.S. 427 441
Chen, S. 103 149
Cheriton, D. 113 115 150
Cheung, R.C. 238 279
Chiang, A.C.L. 303 332
Chin, C. 197
Chin, F.Y. 108 111 112 113 114 150 153
Chin, G.H. 442
Chip architecture 283
Choice 2
Choquet, N. 389
Ciminiera, L. 197
Circuit under test (CUT) 297
Circuit, very large scale integrated (VLSI) 281
Circumscription 36—37
Clarke, L.A. 347 348 357 374 377 383 384 385 386 387 388 389 391
Class NC (Nick's class) 147—148
Clegg, F.W. 303 332
Cloksin, W.F. 43
Clos network 181—182
Clos, C. 164 181 197
Closed world assumption (CWA) 36
Clubs 105—106
Codd, E.F. 17 43
Cohen, E.I. 376 386 391
Cohen, P. 39 40 43
Coincidental correctness 343 374
Coleman, D. 391
Colmerauer, Alain 17
Combinatorial power (CP) 161
Communication, asynchronous 404
Communication, synchronous 404
Communications systems 112 124
Comparability graph 131
Component 362
Component mutations 362—363
Component mutations, arithmetic expression 363
Component mutations, arithmetic relation 363
Component mutations, Boolean expression 363—364
Component mutations, variable assignment 363
Component mutations, variable reference 362—363
Computation organization 99
Computational models, parallel 112
Computational partitioning 98
Computer architecture 156
Computer-aided design and test (CADT) 282
Concurrent program specification systems 407
Concurrent programming languages, equality 95
Concurrent programming languages, message based 405
Concurrent programming languages, multiparty 405
Concurrent programming languages, priority 95—96
Concurrent programming languages, shared variable based 404
Conditional independence 13
Conflict resolution, arbitrary 95
Conjunction of premises, computation of certainty level 28
Connectivity verification 293—294
Connectivity verification, systems (CVS) 291—292
Consequent computation of certainty level 28
Constantine, L.L. 443
Control fault 239
Control flow graph 344—346 349 350 352 353
Control path 345—346
Control path, feasibility 349
Control structure, distributed, partial 162
Control structure, distributed, stage 162
Control structure, distributed, switch 162
Control synthesis oracle 367
Controllability 320—321
Conversation 405
Conway, L.A. 148 151
Cook, R.W. 234 278
Cook, S.A. 113 150
Coombes, D. 59 90
Corneil, D.G. 104 105 149 152
Corner based 292—293
Corner based, approach 293
Coupled finite state machine model (FSM) 404 405
Coverage 210—211
Coverage measures 338 354—358
Coverage measures, branch 338 355 387
Coverage measures, condition 338 355
Coverage measures, logic 354
Coverage measures, multiple condition 355—356
Coverage measures, statement 354—355 387
Coverage metrics 370
Cowan, D.D. 443
Creasry, L.A. 43
Crossbar network 79 85
Csanky, L. 134 150
Cutler, J.R. 60 90
CYCLE 192
D-tree 101
Daehn, W. 330 332
Dahl, O.-J. 421 441
DAISTS 384
DasGupta, S. 322 332
DATA 6 243
Data analysis 112
Data base, deductive 17
Data base, management software (DEMS) 3 6 7
Data base, models 6
Data flow analysis 344 350 353
Data flow analysis, static 352—354
Data flow testing criteria 356—358 387—388
Data flow testing criteria, all-definitions 356
Data flow testing criteria, all-DEFs 358
Data flow testing criteria, all-DU-paths 357
Data flow testing criteria, all-edges 357—358
Data flow testing criteria, all-nodes 357—358
Data flow testing criteria, all-uses 357
Data, access 10
Data, dependencies 94
Data, management 7
Data, partitioning 97
Data, partitioning, dynamic 97—98
Data, partitioning, static 97—98
Data, transformation 7 10 17
Date, C.J. 6 43
David, R. 301 332
Davidson, E.S. 333
Davies, R. 40 43
Davis, C.G. 400 408 413 441
Davis, Gordon B. 3 43
Davis, M. 349 389
Davis, M.J. 440
Day, J.D. 388 389
dead code 350
Decidability of computation 347—348
Decision making environments, semistructured 5—6
Decision making environments, structured 5
Decision making, economic decisions 5
Decision making, human 2—3 5—9
Decision making, managerial 2 5
Decision making, Simon's model 10
Decision support system 1—45
Decision support system, generic 9
Decision support, chronological developments 5—9
Deductive data base for query evaluation 36
| DEF-clear path 353
defaults 35—36
Defaults, detailed formalization of 36
Defaults, inference rules 36
Defaults, Reiter's logic of 36
DeGroot, D. 191 197
Dekel, E. 100 103 125 128 131 133 138 150
Delay, path 195
Delay, time 195
Delta networks and block structure 172
Delta networks, analysis of 193
Delta networks, digit controlled path 172
Delugish, B.G. 278
DeMillo, R.A. 357 389
DeMorgan's laws 22
Dempster — Shafer theory of evidence 14—15
DENDRAL 39
Deo, N. 115 119 123 124 150 151 152
Depth-first search 112
Descartes 384
Design 2
Design for testability (DFT) 320—328
Design for testability (DFT), combinational circuits 321—324
Design for testability (DFT), PLA built-in self-test 331
Design for testability (DFT), PLA off-line testing 324—328
Design for testability (DFT), regular circuits 324—328
Design for testability (DFT), scan techniques 321
Design for testability (DFT), syndrome-testable design 322—324
Design for testability (DFT), validation tools 290—296
Design, software 395
Design, software, algorithm design 395
Design, software, reusability-driven methodology 397—398
Design, software, system design 395
Designer 411
Designer/verification assistant 413
Destination tag algorithm (DTA) 162 170—171
Destination tag algorithm (DTA), delta networks 162
Destination tag algorithm (DTA), destination tags 162
Destination tag algorithm (DTA), digit control 162
Deterministic processing 61
Deterministic processing, arithmetic, simple 63—65
Deterministic processing, burst processing 61—62
Device simulation 286
DeWitt, D.J. 149
Dhall, S.K. 151
Dialogue (DSS), component 7—8
Dialogue (DSS), management 7
Dialogue generation and management software (DGMS) 3
Dias, D.M. 194 197
Digital Equipment Corp. 258
Dijkstra, E.W. 113 115 124 148 150 411 412 421 429 441
Directed graph (digraph) 344—345
Directed graph (digraph), arcs, directed path 344
Directed graph (digraph), nodes, entry and terminal 344
Directed graph (digraph), well-formed 344
Dirks, H.K. 333
Dist 118
Distributed systems modeling 403—407
Distributed systems modeling, analyzability of model 405
Distributed systems modeling, CSP 405
Distributed systems modeling, decomposability of model 406
Dixon, J.D. 139 140 152
Dolk, D. 7 43
Dollas, A. 77 88 90
Dong, S.T. 406 441
Doran, R.J. 149
Doubt function 15
Downing, R.W. 212 259 278
Doyle, J. 36 43 44
Drivers' irritation problem 401—402
Dual development and testing 424
Dual redundancy system 207—208 211
Duda, R. 13 39 43
Duplex, configuration 248—252
Duplex, self-check hardware 264
Duplex-synchrous and match configuration 262—263
Duplication and match 229—230
Duran, J.W. 338 389
Durniak, A. 258 278
Dutta, A. 7 12 17 22 33 42 43
Dyer, M.E. 441
Dynabus 270
Dynamic redundancy 296—297
Eckstein, D.M. 110 133 150
Effective processor utilization (EPU) 101
Egypt, ancient number system 49—50
Ehrenberger, W. 417 420 441
Eichelberger, E.B. 319 332
Electrical mapping 289
Electrical-rule checking (ERC) 291 293—294
Electron beam, induced current (EBIC) 289
Electron beam, lithography 284
Elementary path 382
Elements, directed edge 110
Elements, dummy 110
Elspas, B. 389
EMYCIN 13 40
Engl, W.L. 286 333
Englemore, R.M. 43
Entity relation attribute (ERA) 427—428
Entity relation attribute (ERA), relations, directional, complementary 427
Entity relation attribute (ERA), relations, directional, primary 427
entropy 15
EPRI 424
Equivalent functions, computation of 348—349
Ergodic processing 59—60
Ergodic processing, ERGODIC 60
Ergodic processing, ergodic property 59
Error categories 342—343
Error correction, codes 221 223
Error correction, scheme 223
Error detection circuitry, hardware 227—228
Error detection circuitry, hardware, coding checks 227 231—234
Error detection circuitry, hardware, coding checks, arithmetic codes 233
Error detection circuitry, hardware, coding checks, cyclic code 234
Error detection circuitry, hardware, coding checks, fixed weight code 233
Error detection circuitry, hardware, coding checks, m-out-of-n code 233—234
Error detection circuitry, hardware, coding checks, nonseparable 231 233—234
Error detection circuitry, hardware, coding checks, parity 231 233
Error detection circuitry, hardware, coding checks, residue codes 233
Error detection circuitry, hardware, coding checks, separable 231—234
Error detection circuitry, hardware, early checks 228
Error detection circuitry, hardware, exception checks 227 236—237
Error detection circuitry, hardware, exception handling 236
Error detection circuitry, hardware, interface checks 228
Error detection circuitry, hardware, internal checks 228
Error detection circuitry, hardware, last moment checks 228
Error detection circuitry, hardware, replication checks 227 228—231
Error detection circuitry, hardware, timing checks 227 234—235
Error seeding 421
Errors 342
Errors, computation 343 352 377
Errors, domain 343 352
Errors, domain, missing path 343 352 374 377
Errors, domain, path selection 343
Esch, J.W. 59 90
ESS systems 214 230
Euler circuits 129—130
Eustace, R.A. 293 333
Evaluation, symbolic 347
Evolution of a system 429
Evolutionary development methodology 410
Execucom Corp. 7 43
execution path 346
Execution path, infeasible 346
EXPER system 360
Expert systems, knowledge-based 40
Explanation 10
Exposure period 418
Extension 3
|
|
|
| Реклама |
|
|
|
|
|
О проекте