A textbook on the functional verification of hardware designs using VHDL, Verilog, e, or Open Vera, for readers with at least a basic knowledge of one of the approaches, and ideally experience in writing models and familiarity with running a simulation using any of the available VHDL or Verilog simulators. No date is mentioned for the first edition; the second incorporates recent results.