|
 |
Àâòîðèçàöèÿ |
|
 |
Ïîèñê ïî óêàçàòåëÿì |
|
 |
|
 |
|
 |
 |
|
 |
|
Zelkowitz M., Yovits M. — Advances in Computers, Volume 40 |
|
 |
Ïðåäìåòíûé óêàçàòåëü |
Rapid system prototyping, extended VHDL, needs for 111—113 119
Rapid system prototyping, extended VHDL, subsystem integration tool 114—116
Rapid system prototyping, extended VHDL, subsystem reusability tool design path 114—116
Rapid system prototyping, extended VHDL, subsystem selection tool 114—115
Rapid system prototyping, extended VHDL, types 113—114
Rapid system prototyping, field programmable gate arrays 73—74 77 99—109
Rapid system prototyping, field programmable gate arrays, AnyBoard 100 102
Rapid system prototyping, field programmable gate arrays, BORG board 102—103
Rapid system prototyping, field programmable gate arrays, hardware reusability with 100—106
Rapid system prototyping, field programmable gate arrays, Quicktum 104—105
Rapid system prototyping, field programmable gate arrays, SPLASH 103—104
Rapid system prototyping, field programmable gate arrays, Xilinx tools 105
Rapid system prototyping, formal specifications 70—71 72—73
Rapid system prototyping, goals 68 77
Rapid system prototyping, hardware synthesis 71 73
Rapid system prototyping, hardware-software codesign 74—75
Rapid system prototyping, nonsynthesizable subsystems 110
Rapid system prototyping, real-time systems 76
Rapid system prototyping, research needs 109—110 119
Rapid system prototyping, research, experimental 77
Rapid system prototyping, research, on tools, GRAPE-II 107
Rapid system prototyping, research, on tools, LPM 108—109 110
Rapid system prototyping, research, on tools, RASSP 106—107
Rapid system prototyping, research, on tools, X-BLOX 109 110
Rapid system prototyping, reusability 69—70 75—76 79
Rapid system prototyping, reusability, extended VHDL and 109—119
Rapid system prototyping, reusability, library 107—109
Rapid system prototyping, specification languages 79—89
Rapid system prototyping, specification models 69—70
Rapid system prototyping, system synthesis 71 73
Rapid system prototyping, system synthesis, CAD tools 89—93
Rapid system prototyping, system synthesis, design comparison 98—99
Rapid system prototyping, system synthesis, hardware description languages 82—89
Rapid system prototyping, system synthesis, specification languages 79—89
Rapid system prototyping, system synthesis, system tools 93—99
Rapid system prototyping, system synthesis, tools, criteria for 78—80
Rapid system prototyping, testability 71
Rapid system prototyping, verification 70
RASSP, for modular system design 106—107
Ravishankar, M. 161—162 168 176
Reachability graph 171
Read transaction, cache 151
Read-broadcast protocol, cache 147—148 172
Read-mod transaction, cache 151
Read-write-broadcast protocol, cache 149
Real system office modeling 220—221 242—243
Real-time system 76
Reasoning, and program understanding 8 16
Reference model for software engineering environments see "SEE model"
Reghbati, H.K. 69 71 125
Release consistency, memory 170
Reliability, of microelectronic systems 70—71
Renaud, P. 75 121
Representational adequacy, office models 197—198 227—234
Representational scheme 199
Requirements knowledge, and software prototyping 49—52
Requirements prototype 44—45
Requirements, for software 50—52
Reusability, extended VHDL for 109—119
Reusability, hardware 102—106
Reusability, library 107—109
Reusability, program understanding and 2
Reusability, rapid prototyping and 69—70 75—76 79
Reusability, software prototyping and 59—60
Richards, m.a. 106 125
Riesbeck, C.K. 223 239 254
Risk, and software prototyping 40 49—54 62—63
Rissland, E. 235 254
Rist, Robert S. 4 30 34 37
Robertson, Scott P. 2 27 30 34 37
Robinson, M. 168 178
Role, defined 193
Roles perspective, for office modeling 193-194
Rostie, E. 161 178
Royce, W. 46 63
RSP see "Rapid system prototyping"
Rubini, S. 104 122 124
Rudolph, L. 147 149 152 177—178
Rules of discourse 9 16
Sacerdoti, E.D. 190 251
Sagalowicz, D. 190 251
Salem, A.M. 98 121
Salton, G. 189 253
SAMPO, for office modeling 212—214 248
Sangiovanni-Vincentelli, A. 75 122
Sasso, W.C. 253
Satterthwaite, E.H., Jr. 178
Scalability, of experiments 33 35
Schaefer, C. 82 124
Schaefer, R. 163 177
Schank, R.C. 214 223 230 239 253—254
Schell, W. 46 63
Schema, for expert organization 10
Scheurich, C. 129 164 169 176
Schoichet, S. 192—193 245 254
Schultz, Alan G. 31 34 36
Schumacker, F. 204 248 252
Schwaertzel, H.G. 185—186 191 253
Schwalbe, J. 175 177
Scott, D. 60 63
Searle, J. 192 212 240 248 254
SEE model, activities perspective 191
SEE model, agents perspective 194
SEE model, applications perspective 194
SEE model, representational adequacy 201
SEE model, reviewed 244
Seewaldt, T. 66 121
Segall, Z. 147 149 178
Seidel, J.P. 109 124
Self invalidation, and cache control 166
Selfridge, O. 235 254
Semantic Knowledge 11—13
Semantics, for office modeling 186 189 209 225 227
Semaphores, and cache coherence 164—165
Sequent Computers Systems, Inc. 161 165 178
Sequential consistency, multiprocessors 168—170
Shallow reasoning, and program understanding 8 16
Shapiro, D.G. 190 252
Shared bus 129 130
Shared-memory hypercube 163
Shared-memory system see "Cache coherence"
Sheil, B.A. 35 37
Sheldon, R.G. 146 177
Shen, V.Y. 69 71 122
Sheng, O.R. 181 191 193—196 199 212 223 227 239 242 249 254
Shi, Z. 188 241 255
Shneiderman model, program comprehension 11—13 21 22
Shneiderman, Ben 2 4 11 37
Shu, N.G. 188 246 252
Shute, S.J. 189—190 254
Siewiorek, D. 77 121
Siewiorek, D.P. 95 121
Simi, M. 219 245 251
Simoni, R. 172 175
Simulation, and system performance 171
Singh, R. 71 82 84 125
Sirbu, M. 192—193 245 254
Slavenburg, G.A. 150 168 176
Sleator, D.D. 152 177
Slocum, J. 190 251
Sloman, M.S. 193 253
Smimi, E. 161 178
Smith, A.J. 132 152 166 178
Smith, J.L. 128 144 178
Smith, P.J. 189—190 254
Snir, M. 165 177
Snooping, in bus-based protocols 142 150—152 172
So, K. 164 176
Software engineering environments model see "SEE model"
Software prototyping for risk reduction 40—41 62—63
| Software prototyping for risk reduction, Alexander's criteria for 52—54
Software prototyping for risk reduction, requirements knowledge and 49—52
Software prototyping, ADA for 62
Software prototyping, affecting factors 53
Software prototyping, algorithms and 45
Software prototyping, architecture and 45
Software prototyping, defined 39—40
Software prototyping, development costs 41 62
Software prototyping, development time reduction 58—60
Software prototyping, documentation 60
Software prototyping, evaluation for 55—57
Software prototyping, need for 40—41
Software prototyping, POST 61
Software prototyping, programming languages for 59
Software prototyping, PROMIS 60—61
Software prototyping, reasons for 48—49
Software prototyping, requirements for system and 44—45
Software prototyping, steps for 54—57
Software prototyping, system functions in 43—44
Software prototyping, taxonomies 41
Software prototyping, taxonomies, exploration vs. experimentation vs. evolution 46—47
Software prototyping, taxonomies, handcrafted vs. synthesized 46
Software prototyping, taxonomies, requirements vs. design 44—45
Software prototyping, taxonomies, throwaway vs. evolutionary vs. operational 43—44 51—55
Software prototyping, taxonomies, user interface vs. functionality 47—48
Software prototyping, taxonomies, vertical vs. horizontal 45—46
Software prototyping, techniques for 54—60
Software prototyping, techniques for, construction 58
Software prototyping, techniques for, software and hardware combinations 57—58
Software prototyping, tools for 60
Software subset, vs. software prototype 40
Software synthesis 59
Software, mental models 5—9
Software, understanding see "Program understanding"
Sol, H.G. 194 220 243
SOLDER description language 100 102
Soloway and Ehrlich model, program comprehension 14—16 21—22
Soloway, Elliot 2 4 8—9 14 19 27 29 31 34 36—38
SOS, for office modeling 248
Sparacio, F.J. 136 177
Spatial locality 131
Specification language in office modeling 200 210—212
Specification language, rapid prototyping and 79—89
Specification models 69—70 216
Specification OSSAD, for office modeling 216
Specifications, formalization 70—71 72—73
SPECS Consortium 81—82 121
Speech act theory 212—214
Spickelmier, R. 89 123
SPLASH, for hardware reusability 103—104
Sprague, R.H. 195 254
Srivastava, M. 76 125
Stadelmann, M. 196 227 247 251
Standard snoopy protocol, cache 152
Stanford Linear Accelerator Center 153 178
Star, S.L. 195 251
Static entities, in office modeling 209—211
Steels, L. 195 254
Steiger, R. 186 251
Stelovsky, Jan 31 36
Stemheim, E. 71 82 84 125
Stenstrioem, P. 128 156—157 178
Stewart, L.C. 178
Storage access, weak ordering 169—170
Stotts, D.P. 190 254
Strategic management, and office models 193
Strategic plan 15—16
Strategy, and program understanding 7—8
Strong ordering, defined 169
Structural model, of architecture 84
Structural office modeling 216
Structured document, defined 189
Subsystems, and extended VHDL 113—119
Suchman, L.A. 186 192 194 254
Sun, J. 76 125
Surrogate, document 189
Sutherland, J. 192—193 245 254
Sweazey, P. 152 178
Switch cache 160
Synapse protocol, cache 144—145 172
Synchronization 165
Synopsys 97 125
Synopsys, for system synthesis 97—98
Syntactic knowledge 11—13
Synthesized prototype 46
System bus, cache coherence protocols and 134—135 137 142 144—145
System bus, coherence control 157—159
System bus, crossbar extension 155—156
System bus, multiple 155
System bus, scalable coherent interface 153
System bus, synchronization 165 170
System synthesis 71 73 77—99
System synthesis of subsystems 110
Szpakowicz, S. 189—190 254
Tactical plan 16
Tag see "Task action grammar"
Tanenbaum, A.S. 151 178
Tang, C.K. 136 178
Tang, D. 75 124
Tapscott, D. 185 198 254
Task action grammar 248
Task perspective, for office modeling 190—192 215—216
Taxonomies see also "Classification"
Taxonomies, office models 198
Taxonomies, software prototypes 41 43—48 51—55
Taylor, Robert P. 31 36
TEMPORA, for office modeling 204—207 225—227 232—234 248—249
Temporal locality 131
Testability, of prototypes 71
Text structure, and program understanding 6 17
Thachenkary, C.S. 185 194 254
Thacker, C.P. 178
Thazhuthaveetil, M.J. 127 158—160 174 175 179
Theodoulidis, B. 204 248 252
Theory building 35
Thomae, D. 100 125
Thomae, D.A. 100 125
Three schema architecture 200
Threebit protocol, cache 140—141
Threestate protocol, cache 140
Throwaway prototype 43—44 51 53 55 67
Thuau, G. 80 125
Ting, P.D. 66 124
TODOS conceptual model, for office systems 209
Tompa, F.W. 190 254
Tong, R.M. 190 252
Top-down model, of program comprehension 14—16 22
Trace-driven simulation 171
Transactions perspective, for office modeling 192—193 212—214
Transitions, and augmented Petri nets 207 209
Translation lookaside buffer 133
Traub, W.G. 185 251
Trivedi, K.S. 69—70 123
Trivedi, Y. 71 82 84 125
Tse, T.H. 191 254
Tsichritzis, D. 185 190 192 194 202 217 223 242—243 245 254
Tueni, M. 188 191 195—196 227 237 239 249 254—255
Turtle, R. 255
Twobit protocol, cache 138—139
Twobit protocol, cache, extended 141—142
Ubik, for office modeling 218—219 249
Uliman, J.D. 72 120 124
UniCopy-dirty memory block 137
UNIX system, and domain knowledge 13
Unstructured document, defined 189
User interface prototype 47—48
User needs, and software prototyping 40—41
Ussery, C. 82 124
Validity, experimental data 24—25
Van Den Bout, D.E. 100 125
|
|
 |
Ðåêëàìà |
 |
|
|