The main purpose of the present manuscript addresses the development of techniques for the evaluation and the hardening of designs implemented on SRAM-based Field Programmable Gate Arrays against the radiation induced effects such as Single Event Upsets (SEUs) or Soft-Errors (SEs). The perspective of the analysis and the design flows proposed in this manuscript are aimed at defining a novel and complete design methodology solving the industrial designer’s needs for implementing electronic systems using SRAM-based FPGAs in critical environments, like the space or avionic ones. The main contribution of the proposed manuscript consists in a new reliability-oriented place and route algorithm that, coupled with Triple Modular Redundancy (TMR), is able to effectively mitigate the effects of radiation in SRAM-based FPGA devices. The manuscript offers also the analysis of several fields where the usage of reconfigurable logic devices introduces several advantages such as the reconfigurable computing for multimedia applications and biomedical applications.